This paper presents a test input data compression technique, which can be used to reduce input tes! data volume, test time, and the number of required tester channels. The technique is based on grouping data packets and applying various binary encoding techniques, such as Huffman codes and Golomb-Rice codes. Experiments an actual industrial designs and benchmark circuits show an input vector data reduction rangingfrom I7x to 70x.
Introduction
As the design complexity increases so does the test data volume [I, 2, 41 . This increase in test data volume results in the following critical problems:
Limited vector memory on ATE: More test data means that the ATE will have to support more vector memory. However, depending on the requirements, such an ATE may nut be available or may be very expensive. For this reason, vector sets are often truncated, resulting in a reduced product quality [2] . Long upload time: Large test data volume can result in a long time to loadireload test vectors into the ATE memory, often ranging from several tens of minutes to hours [2, 51. Since the ATE remains idle during the loading and reloading of test vectors, the ATE utilization is reduced. This can significantly increase the cost of test.
. Limited U0 bandwidth: The VO bandwidth is defined as the number of input channels multiplied with the frequency capability of these channels. Even if the ATE has sufficient memory to store all the test data hits, the transmission of test data to and from the Device-Under-Test (DUT) can result in an unacceptable long test time due to the limited handwidth between the ATE and the DUT. The bandwidth could be limited due to the limited channel frequency or due to a lack of a sufficient number of scan channels on the ATE or the DUT. In fact, in [4] it is shown that, with current test methods, test times * This work was done at CRC, Stanford University will increase almost exponentially for the device complexity projections in the ITRS'99 roadmap [I] .
Several techniques have been published to achieve test vector compression. Our technique is based on the packet matching compression technique described in [24] . This paper improves the technique significantly by introducing a compression algorithm based on encoding combinations of packets and applying different binary encoding techniques, like Huffman encoding and Golomb-Rice encoding.
The compression technique reduces the ATE vector memory requirements and upload time problems. Moreover, the technique can reduce the limited 110 bandwidth problem.
Experiments done on an industrial 7M gates network processor ASIC, show a reduction in input vector volume of about 55 times on top of the conventional static and dynamic compaction techniques 1291. This paper is organized as follows: Section 2 describes previous work on test data compression techniques. Section 3 presents the test data compression technique. Section 4 describes the experimental results. Section 5 describes several decompression implementations that can be used to retrieve the original data. Section 6 compares the technique with other published compression techniques. The paper concludes with the conclusions in Section 7.
Previous Work
Previous work on test.data compression can he classified in the following categories:
Loss-less compression techniques [3, 5, 6, 9 In the next. section the proposed compression technique will be described.
Compression Technique
Typically, Automatic Test Pattern Generation (ATPG) consists of two steps [29] : 1. In the first step pseudo-random (or optionally weighted pseudo-random) test vectors are applied until the fault coverage exceeds a certain specified fault coverage threshold. Note that this step is skipped in certain ATPG tools or flows [29] .
In the second stcp, thc rcmaining undetected faults are targeted using deterministic ATPG (together with static and/or dynamic compaction). The resulting vectors contain both specified bits, also called core hits, and unspecified bits, also called don't care bits.(dj. Typically, the unspecified bits are filled randomly by the ATPG to get additional collateral coverage of un-modeled faults or to get additional coverage of easy detectable faults in case the first step was skipped. Since ATPG targets specific faults in the second phase, a very high percentage of hits are don't care hits. In fact, IBM reported that in their designs about 98% of the bits are don't care bits [19] .
2.
The proposed compression techniques will exploit the sparseness of the care bits. The techniques will he explained by introducing the four aspects of the technique: (I) the creation of packets, (2) the grouping of packets, (3) the encoding of the packet groups, and (4) the modified ATPG flow.
Pseudorandom

Creation of packets
In [24] a new compression technique is described. A more formal framework will be given here. The technique is based on creating packets. A packet is defined indefinition 3.1.1. The total input test data volume for a test is defined as the number of used input channels (e.g.. the number of DUT scan chain inputs) multiplied by the number of tester cycles that are required for the test, see Fig. 1 . Based on the input data volume, the packets can he created horizontally by using hits across multiple input channels in the same clock cycle, or verticaNy by using a consecutive sequence of bits fed to the same input channel (see Fig. 1 ).
Data packet is compatible with a pseudorandom seauence. i.e. the care bits do not generated by a 0-source (Ground), a I-source (Vdd), or a pseudo-random source (LFSR).
In case of conventional LFSR reseeding techniques, the LFSR needs to he designed such that all care hits in the pattern can he covered. Note that in our technique the LFSR only needs to supply a pseudo-random source. Hence, a low degree LFSR is sufficient. Note that the degree of the LFSR is unrelated to the packet size.
The following examples will illustrate the match type of data packets. Assume that the used LFSR has the polynomial f(x) = x4+x3+l and in the next 4 clock cycles the LFSR generates 0, 1,0 and 1 subsequently. Example 3.1. 4 -Consider the data packet Oddd. The data packet is compatible with both the 0000 sequence and the LFSR sequence. Hence, the Oddd data packet is of LE'-type. Example 3.1.5 -Consider the data packet dddd. This packet can be replaced by the 0000, 11 11, and the LFSR sequence. Hence, it is of the L, H and P -type.
The original test data volume can he compressed by replacing each original LIWP-type data packet by a new compressed datu packet of reduced size without losing information. The compressed data packet consists of hits that designate the type of the data packet (control bits), see for example Table 2 . If the data packet is of N-type (i.e. the data packet cannot be matched with a 0-source, I-source, or LFSR source), then the "compressed" data packet includes in addition to the control hits the original data packet. The following example will illustrate the encoding based on matching packets, the binary encoding described in Table 2 .
Example 3.1. 6 -Consider the following test vector that is separated in packets of 8 hits: "dOddddOd dOldddddd dddddddd dlddlddd dddldl11 dOdddddd OldddddO dddddddd 1 Odddddd". Moreover, the used pseudorandom source is a 3 hit LFSR with polynomial f(x) = x3+x2+l. The LFSR will repeat the 7 hit "10111OO" sequence. Hence, the data packets are of respectively L/P-type, P-type, LMR-type, PM-type, PM-type, PILtype, P-type, LkIP-type, and N-type. Consequently, the test vector can for example he compressed in the following sequence (using the control hit encoding from Table 2 ): "00.10.01.01.10.00.10.01. I I . 10101 11 1". Note that this sequence is only 1 sequence out of the 144 Paper 6.3 156 this example, the original 9*8=72 bits are compressed to 26 bits, of which 18 hits are control hits, i.e. 69% of the compressed hits are control hits.
In the previous example, it became clear that the control hits could become a significant percentage of the compressed test data volume. The next sections describe how packets can be combined and how binary encoding techniques can he used to significantly reduce the control hit percentage.
Grouping of packets
Definition 3.2.1, 3.2.2, and 3.2.3 will define the match packet group, match packet size, and match packet type. Definition 3.2.1: Match Packet Group -A match packet group is defined as a number of consecutive data packets that have a common type. For example, a data packet of LP-type can he grouped with a data packet of P-type, because they have the P-type in common.
Definition 3.2.2: Match Group Size -
The group size is defined as the number of data packets in a group.
Definition 3.2.3: Match Group Type -
The group match type is defined as the common match type(s) of the packets included in the group. Hence, the type of the group c2n he zero (L), one (H), pseudo random (P), or no match (N).
Instead of storing control bits to encode the type of each packet of a group, only the type of the group needs to he encoded. Hence, for every packet that can he included in a group, the packet type control hits do not have to be stored. However, note that now the group size needs to he encoded and stored.
Finding the optimal mapping of which packets should be included in which groups, depends on many factors. The mapping problem can be analyzed as a covering problem, in which all packets need to he covered by the minimum number of maximum sized groups. In that case, the number of control hits is minimized. To simplify the problem of mapping packets to groups, we assume that fixed-length codes are used, i.e. the number of control hits is independent of the group size and group type. Moreover, we assume that there are no restrictions on the number packets that can he combined in a group. Under these circumstances, the following greedy algorithm applies.
Grouping Algorithm The following examples will illustrate the grouping algorithm. Example 3.2.5 -The test vector in example 3.1.6, i.e. the packets of type LIP, P, L/H/P, P/H, P/H, PIL, P, LIHiP, and N, can he compressed in 2 match groups: a P -type group of size 8 and a N -type group of size 1. If we assume that the group sizes are encoded using a normal 4 hits fixed-length binary code, then the original test vector can be compressed to "10.1000.11.0001.10101111", reducing the number of control hits from 16 to 10.
3.3
In previous examples, the group sizes and group types were encoded using fixed-length code words (e.g. see Table 2 ). This section will describe the disadvantages of fixed-length code words and will propose alternatives.
3.3.1
Fixed-length encoding If there are no restrictions on the number of packets in a group and all possible group sizes are encoded with their own fixed-length code word, then the required number of control bits for each codeword equals m=log2(groupsize,J. The overhead is defined as the ratio between the control bits and the data bits. Even though the m control bits overhead is acceptable for the maximum sized group (e.g. a IO hit codeword for a group size of 1024 packets is acceptable), for the majority of smaller group sizes the m control bits overhead may be unacceptable (e.g. a 10 bit codeword for a group size of 2 packets may be unacceptable).
To solve this problem, only a limited number of group sizes are represented by an own codeword. In other words, only a limited number of group sizes are directly encoded, For example, instead of encoding all group sizes, only the 8 group sizes described in Table 3 are directly encoded. In that case, a group size of 1024 packets can he created by splitting the group into 8 smaller directly encoded groups (subgroups) of a group size of 128 packets. Moreover, a group of sire 2 can be directly created using only 3 control hits (001).
The set of the minimum number of (directly encoded) subgroups for a given required group size, can he found by using a simple greedy algorithm. The first subgroup is the largest directly encoded group, with a group size smaller than the required size. The remaining gap between the required size and the already created size is iteratively filled with the next largest directly encoded group size that fits the gap.
The optimal set of available directly encoded group sizes depend on the probability of the occurrence of certain group sizes (i.e. group sizes that occur rarely don't need In be encoded directly with own code words).
Encoding of the packet groups
3.3.2
Variable-length encoding Instead of fixed-length code words, Huffman codes can be used to attach shorter code words to group sizes and/or group types that occur with a higher probability [IS]. The codes can he derived using a Huffman tree. By again only directly encoding a limited number of group sizes, the hardware implementation can be kept simple. Table 3 gives an example of 8 Huffman codes. 
Golomb-Rice
By using a Golomb-Rice encoding [3,12], all group sizes can be directly encoded, while still maintaining a simple hardware decoder implementation. A GolomhRice codeword consists of a concatenation of a variablelength prefix of n hits and a fixed-length tail of m bits (representing a decimal value of q), making the total length of the codeword n+m bits. The n bit prefix starts with n-I Os and the last bit is always 1 (notation: V ' 1 ) . This way, decoding the prefix (n) is reduced to only counting the number of Os. The tail is a normal binary fixed-length code.
The value of a Golomb-Rice codeword is defined as n*2"+q For clarity, Fig. 2 shows the different steps in the compression approach. Row 1 shows the uncompressed data stream, separated in packets of 4 bits. Row 2 shows the LFSR sequence based on the f(x) = x4+x3+l polynomial. Note that the LFSR sequence repeats every 15 bits, whereas the packet size is only 4 bits. Row 3 shows the different packet types, based on comparing the data stream packets to the LFSR sequence. Row 4 shows the result of combining packets in groups (the group size is designated between parentheses). Row 5 shows the result of creating the required group sizes using subgroups of directly encoded sizes (see Table 2 ). Finally, row 6 shows the resulting compressed data stream @ased on the Huffman size encoding described in Table 3 and the fixed-length type encoding described in Table 2 ).
ATPGflow
If ATPG is performed without the initial pseudo-random test vector phase, then not filling the don 't care bits of patterns with random values will increase the number of patterns significantly. This is because the potential extra fault coverage of the random filled patterns is not exploited. There are 2 possible ATPG flows that prevent an increase in the number of patterns: I . It is possible to match the fill sequence during ATPG with the pseudo-random fill of the decompression hardware. In this case, the number of patterns will not increase.
This approach however, requires modifying the ATPG tool. This is not possible in case a commercial ATPG tool is used. A solution that does not require modifying the ATPG tool is described in the algorithm below. If in this flow the number of no random fill patterns still increase compared to the number of random fill patterns, then step 2, 3 and 4 can be repeated multiple times on a smaller number of patterns.
Note that in both flows the compression algorithm can he applied on the fully compacted ATPG set and that there are no restrictions in the number of care hits per pattern.
The next section will explain the experimental results of applying the compression techniques on industrial devices.
Experimental Results
The compression techniques were applied on two large industrial designs implementing network processors with the characteristics, described in Table 4 . 
I -18M
The test vectors for the considered designs weregenerated using a commercial ATPG tool, using flow 2 described in section 3.4.
By initially dropping the easy detectable faults (step 1) and by extra compaction (step 3), an increase in the number of vectors without random fill could be prevented. Only one design (ASICI) resulted in a 1 . 5~ increase in the number of vectors compared to the normal ATPG set. This was due to memory limitation problems during the extra compaction (step 3). Note that if flow 1 (section 3.4) were used, then there would have been no increase in the number of patterns. AAer automatic test pattern generation, the generated vectors were written in the STIL format. After STIL generation, a PERL script was used to extract the scan input vectors from the STIL output file. A software package has been developed to perform the described compression techniques on the extracted scan input vectors. The compression software was executed on a HP 90001785155600 machine with 2 550MHz PARlSC processors and 2G of physical RAM.
The experimental results will focus on showing the compression ratio. For completeness, this ratio is defined in equation 1.
Dl Total bits without compression
Total compressed hits CompressionRatio =
Creating packets and encode packets
The graph in Fig. 3 shows the results of applying the compression techniques with fixed-length type encoding and without grouping (see Table 2 ) on ASIC 1 as function of the packet size. The results are shown for different types of compression: P/N designates the compression ratio if only P and N types are used for compression. L/H/N designates the compression ratio if only L, H, and N types are used for compression. L/H/P/N designates the compression ratio if all types are used for compression.
The figure shows that for this design a maximum compression ratio of 1 6 . 8~ can be achieved by using LiHIPNtype compression and a packet size of 64 (also see [24] ). The total compression run time for all these scenarios was about 4.5 hours.
The figure also shows the dependency of the compression ratio on the packet size. The compression ratio is smaller in case of small packet sizes, because the ratio of the control hits to the data hits for the packet, i.e. the overhead, is larger. Increasing the packet size increases the compression ratio as control bits replace a higher number of data hits. However, increasing the packet size beyond a certain point will reduce the probability of finding LmP-type packets. Increasing the packet size further, will reduce the probability of matching a packet, effectively reducing the compression ratio. 
4.2
The graph in Fig. 4 gives the groupfrequencies (i.e. the number of occurrences) for the N, L, H, and P-type groups versus the different group sizes, in case the grouping algorithm is applied on ASIC 1. The figure shows that the maximum group size of the H and the Ltype groups are respectively 5 and IO packets. The maximum group size of the N-type groups is 55 packets.
Hence, the N-type compression due to grouping will he bigger than the H and L-type compression, because larger groups can he created (i.e. making the control hit overhead smaller). Moreover, the biggest compression ratio due to grouping will occur by introducing the Ptype groups.
Group packets and encode groups
Paper 6.3 Table 3 ). Fig. 5 gives the actual L, H, and P-type compression ratios of encoding the groups using different encoding schemes. Since these different scenarios did not have a significantly different impact on the N-type compressed data volume, this data volume is not shown. The following group encoding schemes are considered:
The results of encoding each 64-bit packet individually, without using the grouping algorithm, are represented by the packet A bar. The types are encoded using the fixed-length code words, see Table 2 . The compression ratio equals 1 6 . 8~. The results of applying the grouping algorithm on 64 bit packets, and encoding the groups using are represented by the group D bar. The compression ratio equals 3 1 . 6~. This is better than the previous scenarios, because the 9 different codes enable a slight improvement in LM-type volume compression. The results of applying the grouping algorithm on 32 bit packets, and encoding the groups using the 8 different Huffman encoded group sizes from Table 3  ({1,2 ,3,4,8,16,32,128}) , are represented by the group E bar. The compression ratio equals 55x. Table 5 gives experimental results of applying the compression techniques using different packet sizes. In addition, it shows the results of applying the compression techniques on the second industrial design (ASIC2). Note that the additional advantage of applying a Huffman encoding compared to the fixed-length encoding is very limited. This is due to the limited number of directly encoded sizes.
Implementation Examples
This section will describe different implementation examples. The described techniques can he implemented (1) using ATE and on-chip logic, (2) using only on-chip logic, and ( 3 ) using only ATE. Fig. 6 shows a decompression unit architecture that can be used in case the code words are of a fixed bit length. Moreover, for each of the 10 output channels, a multiplexer and a data generator (i.e. a 0, 1, and LFSR source) is required.
5.1
Using ATE and on-chip logic
In the architecture, the number of input channels of the decompression unit is equal to the number of bits of the type codeword (i.e. 2 hits). A packet is defined horizontally as the required output bits at a certain tester cycle, see Fig. 1 . Hence, the number of output channels is chosen equal to the optimal packet size. In this example, an optimal packet size of IO hits is assumed (in case of the experiments in Fig. 3 , a packet size of 64 was used).
The FSM decodes the packet type, designated by the In case of a N-type (no match) packet, the FSM directs the internal shift registers to serially shift in the data packet in 5 tester cycles using the two input channels (5*2 hits). After the register is filled with the 10 bits of the packet, the 10 hits of the packet can he directed to the I O output channels in one tester cycle (10*1 hits). Since the number of output bits equals the number of input bits, the input bandwidth equals the output bandwidth.
In case of a PiWL-type packet, the FSM sets all multiplexers to direct the appropriate internal data generator (pseudo-random, 0, or 1) to the IO outputs in one tester cycle. In other words, without the decompression unit we would need 5 tester cycles to feed in the 10 hits through the 2 channels, and with the decompression unit we only need 1 cycle. Hence, a 5x test time reduction for P/WL-type packets is achieved in this example.
input channels:
More details about the scheme can he found in [24] . When multiple packets are grouped, the same type codeword needs to be repeated multiple times. This can be achieved by using a ATE repeat-count instruction.
This ATE instruction enables repeating a certain bit value a number of tester cycles. Note that depending on the ATE architecture, the instruction op-code overhead does not count towards the critical data memory requirements, i.e. it counts towards the non-critical instruction memory requirements.
Using only on-chip logic
An additional test time reduction can he achieved by implementing the repeat-count on-chip, instead of relying on the ATE. When the decompression unit is busy decoding a group, the input channels can he multiplexed towards another decompression unit. Techniques to enable this are typical for compression techniques using compression code words. In [3] a good overview of the techniques, tradeoffs, and benefits, is given.
The additional hardware of a variable-length typelsize decoder is small, because the number of directly encoded sizes is very limited (e.g., only 8 directly encoded sizes). The experiments showed that variable-length codes do not result in a significant increase in the compression ratio, so we will not describe the implementation in much detail. A low overhead Huffman decoder implementation can be found in 1311, and a low overhead Golomb-Rice decoder implementation can he found in [3].
To design an optimal decoder, the optimal set of directly encoded group sizes, and the corresponding group probabilities, need to be calculated. This can only he done when the ATPG vector set is available. Typically, the ATPG vector set is only available after the design is ready. Hence, if the design is modified such that the original optimal decoding is not optimal anymore, then the decoder hardware might need to be modified.
Using only ATE
If the main objective is reducing ATE vector memory requirements and reducing test time is not the main concern, then the decompression techniques can be implemented on the ATE. The advantage of an ATE implementation is that no on-chip decompression hardware is required.
The implementation is similar to the architecture of Fig. 6 , with only one input channel: the FSM detects the type and size string serially. Moreover, unless the scheme is used for multiplexing ATE channels, the decompression unit has only one output. (and packets are created vertically instead of horizontally, see Fig. 1 ). The proposed compression techniques fit best in the category of compression using compression codes.
Paper 6.3 Proposed Approach
When determining the packet size, all possible sizes are considered, including a packet size of I . The scenario in which the packet size is 1 can be considered a pure 3-symbol run-length encoding. However, due to the overhead of encoding the type and the fact that only a limited number of group sizes are encoded directly, our technique of introducing packets, i.e. a packet size larger than I, tums out to be more effective.
Maintaining the don't care information during compression, enables us to get a high compression ratio, while still maintaining pseudo-randomness where it is needed. Other 2-symbol compression techniques that don't exploit don't care hits, result in a significantly lower compression ratio.
To increase the compression ratio of 2-symbol compression techniques, the don't care bits can be tilled with constant O s h or the last care hit can he repeated [3, 6, 26] . However, due to the reduced coverage per patterns the number of patterns will increase. In case of an on-chip implementation of the decompression unit, the effect of fanning out to multiple scan chains might compensate the effect of the increase in the number of patterns. In case of an ATE implementation, an increase in the number of decompressed patterns is often simply unacceptable.
Whereas the proposed techniques have the described advantages, the on-chip hardware overhead is comparable to other compression techniques based on using compression codes [3] . Previously published techniques used ATE repeat-count instructions for the purpose of compression [26] . However, a repeat-count of random bits was not possible. One of the implementation examples of the proposed technique enables ATE repeatcount instructions for random fill, by combining it with on-chip logic.
Compression based on LFSR reseeding
The technique does not require the calculation of LFSR seeds. In addition, the LFSR can be of a very low degree, i.e. only a few flip-flops. Moreover, the LFSR doesn't have to be (re)set each pattern. In addition, there are no restrictions to the maximum number of care bits per pattern. The compression technique can he applied on the fully dynamically and statically compacted set. In addition, a higher probability of a certain hit value within a certain consecutive sequence, also called clustering, can be exploited (e.g. consecutive padding bits due to a mismatch in scan-chain lengths).
In addition, the proposed technique is able to create consecutive sequences of ones and zeros easily, for example to prevent bus contention, illegal states, or to reduce scan power dissipation.
Pseudo-random BIST techniques
Typically, the compression techniques based on pseudorandom BlST techniques, require more decompressed patterns. This will result in the same power dissipation and ATE implementation issues, described before.
All proposed techniques are also applied on ISCAS'S9 benchmark circuits. Table 6 describes the best compression results compared with other published techniques [27] .
Conclusions
The problems of having a limited ATE vector memory, having long upload times, and having limited IiO bandwidth, are among the most critical problems the industry is facing. This paper explored several compression techniques based on creating packets, grouping packets, and encoding packets using both fixed-length encoding techniques and variable-length encoding techniques. Compared to previous work, the techniques have several advantages.
The proposed compression techniques are applied on multiple industrial designs and benchmark circuits, Paper 6.3 resulting in compression ratios varying from 17x-7Ox, on top of static and dynamic compaction techniques.
The compression algorithms are simple to implement and the impact on the overall design and test flow is limited. There are no hard tool requirements on the proposed compression techniques. It only requires an ATPG tool, which can generate don't care bit information.
